

Starload Schematics

Skylake-U




DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

<Variant Name>		
DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Cover Page		
Size A3	Document Number Starload SKL-U	Rev A00
Date: Thursday, February 18, 2016	Sheet 1	of 106


Project code: 4PD07S010001
PCB P/N: 15264
Revision: A00

Star lord SKL-U Block Diagram



Main Func = CPU






DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.


PDG: DDR/ODT 4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details


Table 4-41. ODT Signals Connectivity table					
Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	DRAMs	DDR0_ODT[0] DDR1_ODT[0]	Processor's ODT[0] connected to DRAMs' ODT. Topology connection	1,2
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
SKL-U	LPDDR3 Memory Down	DRAMs	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' ODT. Topology connection	1,2
			One ODT per x32 DRAM PKG Two ODT per x64 DRAM PKG		
DDR3L Memory Down	DRAMs	DRAMs	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT	3,4
			DDR1_ODT[1:0] DDR2_ODT[1:0]	Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, Processor ODT[1] not connected.	
DDR3L SO-DIMM	DIMM	DIMM	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DIMMs' Channel	3,4
			DDR2_ODT[1:0] DDR3_ODT[1:0]	Processor's ODT[1] connected to DIMMs' Channel. DIMM's Memory Down channel + ODT[1] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, Processor ODT[1] not connected.	
DDR4 Memory Down	DRAMs	DRAMs	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, Processor ODT[1] not connected.	3,4
			DDR2_ODT[1:0] DDR3_ODT[1:0]	Processor's ODT[0] connected to DIMMs' Channel	
DDR4 SO-DIMM	DIMMs	DIMMs	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DIMMs' Channel	3,4
			DDR2_ODT[1:0] DDR3_ODT[1:0]	Processor's ODT[1] connected to DIMMs' Channel	









Design Guideline: SM_RCOMP keep routing length less than 500 mils. 10V S3 30V S3 R505 220KRF-GP R504 4702F-GP R502 AZ5725-01FDR7G-GP 83.05725.0A0 close to CPU

Layout Note:





<Core Design>





Laptop Schematics

www.Telegram.me/schematics_laptop

SVID DATA



SVID CLOCK



SVID_543016:

Figure 10-7. Routing Illustration for SVID Topology




Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W1 [inches]	W2 [inches]	R _{pull} [Ω]	R _{pull} [Ω]	R _{pull} [Ω]	R _{pull} [Ω]	V _{CC} [V]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT							56	Empty	220	0	


©Core Design

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin-Tai Rd, Hsin-Tai, Taiwan, R.O.C.

Starload SKL-U
CPU(VCC CORE)
Document Number: A00
Revision: 1.0
Date: 2016/02/16

Main Func = CPU

Dummy, Vendor suggest
20141117




HDMI

DP and DP to VGA

HDMI

Check


+VCCIO



[57] HDMI_DATA2#
[57] HDMI_DATA2
[57] HDMI_DATA1#
[57] HDMI_DATA1
[57] HDMI_DATA0#
[57] HDMI_DATA0
[57] HDMI_CLK#
[57] HDMI_CLK

[38] PCH_DPC_N0
[38] PCH_DPC_P0
[38] PCH_DPC_N1
[38] PCH_DPC_P1
[38] PCH_DPC_N2
[38] PCH_DPC_P2
[38] PCH_DPC_N3
[38] PCH_DPC_P3

F55
F56
F58
F58
F58
F53
G53
F56
G56
C50
D50
C52
D52
A50
B50
D51
C51



C47
C46
D46
C45
A45
B45
A47
B47
E45
F45
B52
G50
F50
E48
F48
G46
F46

EDP_TX0_DN [55]
EDP_TX0_DP [55]
EDP_TX1_DN [55]
EDP_TX1_DP [55]
EDP_TX2_DN [55]
EDP_TX2_DP [55]
EDP_TX3_DN [55]
EDP_TX3_DP [55]
EDP_AUX_DN [55]
EDP_AUX_DP [55]
EDP_DISP_UTIL_1
TP801 TPAD14-OP-GP
DPB_AUXN [38]
DPB_AUXP [38]

GPP_E13/DDPB_HPD0
GPP_E14/DDPC_HPD1
GPP_E15/DDPD_HPD2
GPP_E16/DDPE_HPD3
GPP_E17/EDP_HPD

L9
L7
L6
N9
L10

CPU_DP2_HPD
SIO_EXT_SM1# [24]
EDP_HPD [55]

EDP_BKLTEN
EDP_BKLTCTL
EDP_VDDEN

B12
B11
U13

L_BKLT_EN [24]
L_BKLT_CTRL [55]
EDP_VDD_EN [55]

071.SKYLA.000U
(#543016)

The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k \pm 5% resistor	NC

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 Ω resistor.



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**


Size: A3 Document Number: **Starload SKL-U** Rev: **A00**

Date: Thursday, February 25, 2016 Sheet 8 of 106

Main Func = CPU



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 9	of 106


(#543016 PDS)

CORE




20140814 DAVID

U-line 23e 28W
IccMax current-I0ma max = 34 A

220 0603 x 35 (5 DT)





SMT case, 20141118



SLICED GT


U-line 23a 28W
IccMax current-I0ma max[A] = 67 A

220 0603 x35 (5 DT)



VCCSA

220 0603 x13 (5 DT)



011/10/16 modify (Power team request)

Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCC Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	Additional components needed when supporting 23e	
VCCIO Power Plane at VR output	1x 220uF (04.5mD ESR)	Placed at primary side near to VR output
VCCIO Power Plane at VR output	Only needed when supporting 23e	
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
VCC	7x 10uF 0402		
VCC	15x 1uF 0201		
VCCGT	8x 47uF 0805 (6.3V)		Place as close to the package as possible
VCCGT	8x 10uF 0402		Place on secondary side, underneath the package
VCCGT	12x 1uF 0201		
VCCGT	3x 47uF 0805 (6.3V)		Place as close to the package as possible
VCCGT	7x 22uF 0603		
VCCGT	3x 47uF 0805		Place as close to the package as possible
VCCGT	5x 22uF 0603		Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
VCCGTx	8x 22uF 0603		Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
VCCSA	7x 1uF 0201		
VCCSA	6x 10uF 0402		Place as close to the package as possible
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCIO	4x 1uF 0201		
VDDQ	2x 10uF 0402		Place as close to the package as possible
VDDQ	4x 1uF 0201		Place on secondary side, underneath the package
VDDQ	4x 10uF 0402		Place as close to the package as possible
VDDQ	1x 1uF 0201		Place on secondary side, underneath the package
VCCPL	1x 1uF 0402		Place as close to the package as possible
VCCPL	1x 1uF 0402		Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)





Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG			Placeholder only
VCCORTG	2x 10uF 0402		Place on secondary side, underneath the package
VCCORTG	1x 10uF 0402		Place on secondary side, underneath the package
VCCORTG	6x 1uF 0201		

Main Func = CPU

PCH DERIVED RAILS

UNSLICED GT

VCCIO




Layout Note:

1uF:


C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19

22uF :



C1182 C1184 near N15
10uF:
C1176 near N15



Size:0805 change to 0603
20141117



U-line 23e 28W
IccMax current-10ms max = 34 A



Change to 0.1uF at 20150427 for Power team

RF request 2016/01/12 modify

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)Size
A3

Document Number

Starload SKL-U

Date: Thursday, February 18, 2016

Sheet 11 of 106

(Blanking)

Laptop Schematics

www.Telegram.me/schematics_laptop



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)_SODIMM _SODIMM4

Size A4	Document Number Starload SKL-U	Rev A00
------------	--	-------------------

Date: Thursday, February 18, 2016 Sheet 14 of 106

Main Func = PCH





Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

5
Main Func = PCH



Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.

PCH strap pin:





Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default ★ High = Enable


The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:


NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts






Main Func = PCH



071.SKYLA.000U



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A4

Document Number



Starload SKL-U

Rev
A00

Date: Thursday, February 18, 2016

Sheet 22 of 106

Main Func = PCH



071.SKYLA.000U








Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	


Main Func = KBC

Just for Starload placement
2015/09/23 modify






Layout Note:



BOARD_ID	VERSION_A.D	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
EVT	(SA)	100.0k	10.0k	3.0V
DVT1	(SR)	100.0k	20.0k	2.75V
DVT2	(SC)	100.0k	33.0k	2.48V
DVT3	(SD)	100.0k	47.0k	2.24V
X-build	(1)	100.0k	64.9k	2.6V
Reserved		100.0k	76.8	1.87V
Reserved		100.0k	100.0k	1.65V
Reserved		100.0k	143.0k	1.358V
Reserved		100.0k	174.0k	1.204V
Reserved		100.0k	215.0k	1.048V




MODEL_ID_DET(907)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
Standard 1.0A R0R	100.0k	10.0k-64.1kS2.5k-1.0k	3.48V
Standard 1.0A R0R	100.0k	2.7k-13.6k-64.1kS2.5k-1.0k	2.82V
Standard 1.0A R0R	100.0k	37.4k-64.1kS2.5k-1.0k	2.49V
Standard 1.0A R0R	100.0k	49.1k-64.1kS2.5k-1.0k	2.42V
Standard 1.0A R0R	100.0k	64.1k-64.1kS2.5k-1.0k	2.01V
Standard 1.0A R0R	100.0k	64.1k-64.1kS2.5k-1.0k	2.01V
Standard 1.0A R0R	100.0k	91.1k-64.1kS2.5k-1.0k	1.70V
Standard 1.0A R0R	100.0k	120k-64.1kS2.5k-1.0k	1.49V
Standard 1.0A R0R	100.0k	200k-64.1kS2.5k-1.0k	0.97V






Main Func = Audio



Universal Jack (Moved to I/O Board)



Main Func = Audio



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Starload SKL-U

Rev

A00

Date: Thursday, February 18, 2016

Sheet 30 of 106

(Blanking)




Main Func = LAN

(Blanking)





(Blanking)





Main Func = USB3.0 Port1



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB switch

Size

Document Number

Starload SKL-U

Rev

A00






Date: Thursday, February 25, 2016

Sheet 35 of 106

Main Func = USB3.0 Port1








USB2.0 Port2 and USB2.0 Port3 are on IOBD

USB3.0 Port1



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

USB3.0 Port2




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB30**

Size A3 Document Number: **Starload SKL-U** Rev: **A00**

Date: Thursday, February 25, 2016 Sheet 36 of 106




Main Func = TYPEC MUX






Main Func = Power Plane & Sequence



Reserve by NON DS3 function 20150413



DS3

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected_Standby(1/2)+DS3

Size
A4

Document Number

Starload SKL-U

Rev
A00

Date: Thursday, February 25, 2016


Sheet	41	of	106
-------	----	----	-----

Main Func = DIMM1
Main Func = DIMM2





Main Func = ADT Input

Pin Definition: TBD




Main Func = M-BAT Input






iCore Design	
 <div style="float: right; text-align: right;"> Wistron Corporation 2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>	
File	
Charger Starload SKL-U	
Size D	Document Number
Size	Thursday, February 25, 2016
Sheet	44 of 108
Rev	A00

SSID = PWR.Plane.Regulator_5V



Design Current=7A
10.5A<OCP>12.6A


SSID = PWR.Plane.Regulator_3D3V



Design Current=5A
7.5A<OCP>9A

RF request 2016/01/12 modify

Main Func = CPU_CORE



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

NCP81382MN_CPU_VCORE(2/3)

Size
A3

Document Number


ment Number
Starload SKL-U

400

Date: Thursday, February 25, 2016


Sheet 47 of 106

```
Main Func = CPU_CORE
```








Main Func = CPU_CORE



Confirm with EE:
22uF/0603 total 13pcs (DY 5 pcs)




SY8288RAC for 1D2V



SSID = PWR.Plane.Regulator_1D0V

AOZ2262 for 1D0V

Design Current : 9A
11.25A<OCP>13.5A



$$V_o = 0.8 \times (1 + R1/R2) \\ = 0.8 \times (1 + 2.55/10) \\ = 1.004V$$

<Core Design>




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 53 of	106


Main Func = 1D5V

APL5930 for 2D5V




$$V_{out} = 0.8V * (R1 + R2) / R2$$

S-1339D15-M5001 for 1D5V_S0



$$V_{out} = 0.8V * (R1 + R2) / R2$$

APL5930 for 1D8V_S5



$$V_{out} = 0.8V * (R1 + R2) / R2$$

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: (Reserved)

Size: A3	Document Number: Starload SKL-U	Rev: A00
----------	---------------------------------	----------






Date: Thursday, February 25, 2016 Sheet 54 of 106





Main Func = HDMI



Change symbol part number, because origin symbol is DELL OBS part



[8] CPU_DP1_CTRL_CLK >>>
[8] CPU_DP1_CTRL_DATA >>>
[8] CPU_DP1_HPD <<<
HPD_HDMI_CON



Remove DUMMY-HDMI , 20141118

(Blanking)

Laptop Schematics

www.Telegram.me/schematics_laptop



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number	Rev		
A3	Starload SKL-U	A00		
Date: Thursday, February 18, 2016		Sheet	58	of 106

(Blanking)

Laptop Schematics

www.Telegram.me/schematics_laptop



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number	Rev		
A3	Starload SKL-U	A00		
Date: Thursday, February 18, 2016		Sheet	59	of 106

Main Func = HDD

SATA HDD Connector



Laptop Schematics

www.Telegram.me/schematicslaptop

Main Func = ODD

Main Func = WLAN



(Blanking)

Laptop Schematics

www.Telegram.me/schematicslaptop



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Starload SKL-U

Rev

A00

Date: Thursday, February 18, 2016





Sheet 62 of 106

SSD M.2

Important! SATA Host DEVSLP signals shall not be terminated since device shall terminate the signal.

- This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to pull-up that's internal to the SATA device, per DEVSLP specification). PCH will drive pin low to signal an exit from DEVSLP state.
- When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.

SSD M.2 CONN



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title (Reserved)

Size A3 Document Number Starload SKL-U Rev A00


Date: Thursday, February 25, 2016 Sheet 63 of 106

Battery LED1 (AMBER LED)
Low activated from KBC GPIO







Battery LED2 (WHITE LED)
Low activated from KBC GPIO

SATA LED





Add SATA LED solution by customer request 2016/02/03



Keyboard



TPAD








GPIO_TPAD: TBD
(Touch pad wake# for S3 wake up @ PCH GPIO??)



Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)

Main Func = IO Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**

Size: A3 Document Number: **Starload SKL-U** Rev: **A00**

Date: Thursday, February 25, 2016 Sheet: 66 of 106



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Starload SKL-U


Rev

A00

Date: Thursday, February 18, 2016

Sheet 67 of 106

Main Func = Debug



Laptop Schematics

www.Telegram.me/schematics

20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number



Starload SKL-U

Rev


A00

Date: Thursday, February 25, 2016


Sheet 68 of 106



LID sensor



combine G






Laptop Schematics

www.Telegram.me/schematics1aptop


Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Free Fall Sensor + G Sensor



Please help to close with U6602



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

<Core Design>



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 71 of 106	



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0 PORT

Size
A3

Document Number

Starload SKL-U

Rev


A00

Date: Thursday, February 18, 2016

Sheet 72 of 106



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Starload SKL-U</i>		Rev <i>A00</i>
Date: Thursday, February 18, 2016	Sheet	73	of 106



<Core Design>

	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--

Title		Reserved	
Size	Document Number	Rev	
A3	Starload SKL-U	A00	
Date:	Thursday, February 18, 2016	Sheet	74 of 106



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Reserved	
Size	Document Number	Rev	
A3	Starload SKL-U	A00	
Date: Thursday, February 18, 2016		Sheet	75 of 106











Main Func = dGPU



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM1,2 (1/4)			
Size A3	Document Number		Rev A00
Date: Thursday, February 18, 2016			
Sheet		81	of 106

Main Func = dGPU



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM3,4 (2/4)			
Size A3	Document Number	Rev A00	
Date: Thursday, February 18, 2018		Sheet 82	of 106

Main Func = dGPU




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Starload SKL-U		A00
Date:	Thursday, February 18, 2016	Sheet	83 of 106

Main Func = dGPU



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM7,8 (4/4)			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 84 of	106







<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Starload SKL-U

Rev

A00

Date: Thursday, February 18, 2016

Sheet 87 of 106



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved		
Size	Document Number				Rev
A3	Starload SKL-U				A00
Date:	Thursday, February 18, 2016			Sheet 88 of 106	1


Main Func = UnusedParts

34.4YW18.001




SSID = EMI


Mind the voltage rating of the caps.



SSID = RF




Change to 0.1uF at 20150427 for EMI




Change to 0.1uF at 20150427 for EMI


ZZ.00PAD.7F1



ZZ.00PAD.7G1



34.4Y802.011



STFSR158R113H62-GP



STFSR158R113H62-GP



www.tegrasystems.com

Remove EC8931,EC8932,EC8926,EC8930for placement

RF request 2016/01/12 modify



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Starload SKL-U

Rev


A00

Date: Thursday, February 18, 2016

Sheet 90 of 106



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title TPM2.0			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 91 of 106	



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			(Reserved)Finger Print		
Size	Document Number				Rev
A4	Starload SKL-U				A00
Date: Thursday, February 18, 2016		Sheet 92 of		106	





<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 94 of 106	



<Core Design>


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A3	Document Number Starload SKL-U		Rev A00
Date: Thursday, February 18, 2016		Sheet 95 of 106	





<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size A3	Document Number		Rev A00
Starload SKL-U			
Date: Thursday, February 18, 2016	Sheet	97 of	106




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size A3	Document Number		Rev
	Starload SKL-U		A00
Date: Thursday, February 18, 2016		Sheet 98 of	106



CLK Block Diagram




[illegible]

Change History



Starload SKL-U

Sheet 101 of 106




PCH SMBus Block Diagram


KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram





<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size
A

Document Number

Starload SKL-U

Rev

A00

Date: Thursday, February 18, 2016

Sheet 106 of 106